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A CMOS 0.8-m Transistor-Only 1.63-MHz Switched-Current Bandpass
 Modulator for AM Signal A/D Conversion
José M. de la Rosa, Belén Pérez-Verdú, Rocío del Río, and Angel Rodríguez-Vázquez
Abstract—This paper presents a CMOS 0.8- m switched-cur-
rent (SI) fourth-order bandpass  modulator (BP-M) IC
capable of handling signals up to 1.63 MHz with 10.5-bit resolu-
tion and 60-mW power consumption from a 5-V supply voltage.
This modulator is intended for direct A/D conversion of narrow-
band signals within the commercial AM band, from 540 kHz to
1.6 MHz. Its architecture is obtained by applying a lowpass-to-
bandpass transformation ( 1 2) to a 1-bit second-order
low-passmodulator (LP-M). The design of basic building
blocks is based upon a detailed analysis of the influence of SI errors
on the modulator performance, followed by design optimization.
Memory-cell errors have been identified as the dominant ones. In
order to attenuate these errors, fully differential regulated-folded
cascode memory cells are employed. Measurements show a best
SNR peak of 65 dB for signals of 10-kHz bandwidth and an inter-
mediate frequency (IF) of 1.63 MHz. A correct noise-shaping fil-
tering is achieved with a sampling frequency of up to 16 MHz.
Index Terms—Analog-to-digital conversion, bandpass sigma–
delta modulation, switched-current circuits.
I. INTRODUCTION
THE TREND toward the realization of complete mixed-signal systems on chip has motivated the exploration
of analog design techniques compatible with standard digital
CMOS technologies. This is the case of switched-current (SI)
circuits [1], which during the last few years have been explored
for the construction of different analog functions, including
filtering and analog-to-digital conversion (ADC) [2]–[5].
Many of the SI ADC’s reported in literature use low-pass
modulator (LP- M) architectures for handling audio-fre-
quency signals. Particularly, a CMOS 0.9- m prototype that
features 13-bit effective resolution and 300–3400 Hz signal
band using a single-loop second-order modulator has been
presented in [2]. The use of SI circuits to design cascade
LP- M’s capable of handling larger operating frequencies
has also been explored in [3]; however, the achieved frequencies
are well below the MHz range. Reported SI ADC’s for signal
frequency in the MHz range employ a Nyquist-type architec-
ture [4]–[5]. Specifically, the CMOS 0.8- m converter in [4]
features 8 bit at 7.5 MHz with 350-mW power consumption;
while that in [5], also in CMOS 0.8- m, features 7.2 bit at 20
MHz and dissipates 82.5 mW.
This paper presents a CMOS 0.8- m SI modulator
circuit capable of handling signals up to 1.63 MHz with
10.5-bit resolution and 60-mW power consumption from a
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5-V supply voltage. This modulator is of the bandpass type
(BP- M) and has been designed to handle narrowband
signals within the commercial AM band, from 540 kHz to 1600
MHz. The advantages of BP- M’s, as compared to wideband
Nyquist-rate converters, for digitizing narrowband signals have
been discussed elsewhere [6], and a number of standard CMOS
switched-capacitor prototypes have been reported [7]–[8].
The SI BP- M in this paper features a best SNR peak of
65 dB for signals of 10-kHz bandwidth and an intermediate
frequency (IF) of 1.63 MHz. Correct noise-shaping filtering
is achieved with a sampling frequency of up to 16 MHz,
thus demonstrating the possibility of using SI BP- M’s in
narrowband high-frequency communication systems.
Circuit design is based upon a detailed analysis of the
influence of SI errors, followed by design optimization.
Memory-cell errors have been identified as the dominant ones.
However, unlike LP- M’s, S I memory cells [9] cannot be
employed to attenuate these errors because signals are sampled
at a rate close to the signal frequency; hence they change
quite significantly during sampling, thereby destroying the
S I performance. Instead, fully differential regulated-folded
cascode memory cells are employed for error attenuation in our
circuits. Another consequence of the high-frequency operation
is the increased influence of bonding-pad parasitics, which
in our circuit is handled through the use of fully differential
current-mode buffers [10].
Section II of the paper describes the modulator architecture.
Section III describes the design process of the memory cell and
outlines other modulator subcircuits. Section IV presents exper-
imental results. Finally, conclusions are given in Section V.
II. MODULATOR ARCHITECTURE
Fig. 1 shows the block diagram of the modulator. It is a
single-loop fourth-order BP- M with a 1-bit quantizer. On
the one hand, this choice renders the modulator easy to under-
stand and simple to design. On the other hand, such a simple
architecture is capable of achieving high resolution together
with robust stable operation; actually, 1-bit quantization and
fourth-order filtering suffices to accomplish the specifications
intended in this paper.
Note that Fig. 1 is obtained by applying a
transformation to a single-loop second-order LP- M. Such
a transformation keeps the stability properties of the latter, and
hence allows us to exploit the knowledge already available for
the low-pass modulator [11] in order to design the bandpass
one—another reason for choosing such an architecture. Fig. 1
includes two resonators, resulting from the transformation of the
integrators in the LP- M, two additional delay blocks, needed
to achieve the required delay in the feedback loop, and three
0018–9200/00$10.00 © 2000 IEEE
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Fig. 1. Block diagram of the modulator.
scaling factors. The values of the latter have been optimized to
obtain similar signal ranges for both resonators, giving
(1)
Assuming that the quantization error is modeled as white ad-
ditive noise [6], the -domain output can be expressed as
(2)
where and represent the signal transfer function
and the noise transfer function, respectively,
(3)
By making , where is the sampling fre-
quency, it can be seen that has 2 transmission zeros at
, and that the filtering around this frequency is actually of
the band-stop type.
The in-band quantization noise power can be calculated by
integrating the output power spectral density within the signal
bandwidth, as follows:
(4)
where is the power spectral density of the
quantization noise, is the quantization step, is the signal
bandwidth, and is the oversampling ratio.
From (4), and assuming that the modulator input is a sinewave
of amplitude , the signal-to-noise ratio (SNR) and the
dynamic range (DR) are given by
SNR
DR (5)
This shows that the modulator resolution increases with at a
rate of about 2.5-bit/octave. However, such an ideal feature can
only be achieved provided that the scaling coefficients and the
resonator transfer functions in Fig. 1 are realized without errors.
Modeling of these errors and circuit optimization are needed to
cope with the SNR and DR degradation observed in actual SI
circuits.
III. SWITCHED-CURRENT IMPLEMENTATION
Fig. 2(a) shows the block diagram of the resonators in Fig. 1.
It consists of a feedback cascade of two lossless discrete inte-
grators (LDI).1 Fig. 2(b) shows a conceptual SI realization of
this resonator employing second generation SI memory cells.
As shown in [1], the major error sources of SI memory cells
are three, namely: conductance error (represented by param-
eter ) due to finite input/output conductances, incomplete set-
tling error (represented by ), and switch charge injection error
(represented by ). Besides, the resonator behavior becomes
degraded by the finite conductances [ and in Fig. 2(b)]
of the current mirrors employed to realize the scaling coeffi-
cients. Their associated errors are defined respectively by
(6)
where is the input conductance of the memory cells and
is the on-resistance of the steering switches.
The above-mentioned errors modify the noise-transfer func-
tion . Thus the zeros of this function are shifted from their
nominal positions—located at —degrading noise shaping
and making the in-band quantization noise power increase. As
we demonstrated in [13], the dynamic range of a fourth-order
BP- M degraded by SI errors is
DR
(7)
where
(8)
Note that SI errors do not affect DR in the same way, the largest
degradation being produced by . Equation (7) was used to find
the maximum value for each error in order to fulfill digital AM
radio receiver specifications, i.e., DR 60 dB at 2.16 MHz
6.4 MHz at 10 kHz. This yields 0.25%,
0.35%, 0.5% and 1%. Modulator
building blocks were designed to satisfy these conditions as de-
tailed in the next section.
1This structure has been chosen because it keeps the poles inside the unit
circle upon changes due to errors of the feedback loop gain. However, as demon-
strated in [12] for lowpass modulators, it may happen that unstable resonators
result in stable modulators.
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Fig. 2. Implementation of the resonator. a) Block diagram. b) Conceptual schematic considering SI errors.
A. Design of the Memory Cell and the Resonator
A second generation regulated-folded-cascode (RFC)
memory cell [14] was used to reduce . This cell increases the
input conductance through the incorporation of a local feedback
in the signal path, thus reducing both and . Fig. 3 shows
the schematic of the fully differential RFC memory cell including
the common-mode feedback circuit (CMFB) (M ). The
local feedback stage is formed by transistors M , the memory
transistors are M and the current source transistors are M .
The steering switches are pMOS while the memory switches are
nMOS with minimum size; the latter include dummy devices
which, in combination with fully differential circuitry, attenuate
. Although there are other approaches to reduce , we have not
used them for different reasons. That in [15] uses zero-voltage
switching to attenuate the signal-dependent component of .
However, its power dissipation is penalized by the amplifier
employed to create the virtual ground. The alternative is using the
so-calledS Imemorycell [9].However, thiscell isnotwell suited
for BP- M’s because the input signal is not stationary during
the sampling phase since is located at . Hence, unless a sam-
pling-and-hold (S/H) is placed at the front end of the modulator,
the advantages of using the S I memory cell are destroyed.
Because of the local feedback, the memory cell exhibits
third-order dynamics with a single pole at
(where is the small-signal transconductance and is
the gate–source capacitance) and a pair of complex conjugate
poles whose values depend on the transconductances and the
parasitic capacitances of M and the steering switches.
Two additional MOSFET capacitors, , are connected to the
memory transistor gates (see Fig. 3) to create a dominant pole
at . Thus, can be controlled by sizing
the memory transistor. These extra capacitances also reduce the
common-mode component of .
The memory cell has been designed by using the transistor-
level optimizer reported in [11] to attain the specifications re-
quired for AM digital radio receivers and, at the same time, op-
timize the trade-off between speed and dynamic range. The re-
sulting bias currents are 212.6 A, 20 A and
2.8 pF (realized through a 36- m/36- m nMOS tran-
sistor). Table I summarizes the simulated performance of the
memory cell. This table also includes the memory-cell errors.
Their values are low enough to achieve the targeted modulator
resolution. On the other hand, the in-band integrated thermal
noise is given by
Sinc (9)
where is the fraction of the clock period during which
the noise is being sampled, Sinc is the sample-and-hold
transfer function, and is the equivalent
noise bandwidth. Assuming that the reference current level of
the digital-to-analog converter (DAC) is , the thermal dy-
namic range of the cell is DR . In our design,
100 A, and the worst case is obtained for the minimum
AM sampling frequency, MHz, giving DR 86 dB,
which clearly does not limit the performance of the modulator.
The SI resonator is implemented by replacing the memory
cells in Fig. 2(b) by Fig. 3. The scaling stages are realized
through simple current mirrors. Note that the required gain
inversion is straightforward because of the fully differential
structures. Current steering switches (realized through pMOS
transistors) are sized such that , which bounds
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Fig. 3. Schematic of the memory cell.
TABLE I
SIMULATED PERFORMANCE (HSPICE) OF THE MEMORY CELL
and according to AM digital radio receiver
requirements.
B. Other Modulator Subcircuits
Other building blocks of the modulator in Fig. 1 are the quan-
tizer and the DAC. The 1-bit quantizer is made up of a regener-
ative latch [16] and a NOR flip-flop which maintains the output
value in the phase in which the resonators are fed back. A fast
comparison is obtained with low input-current levels. Layout
extracted simulations show 4% hysteresis—which is not prob-
lematic because the power of the in-band noise remains virtually
unchanged for hysteresis as large as 10% of the full-scale con-
verter input [11].
The 1-bit DAC used in the modulator consists of a current
source controlled by the comparator output [3]. A stacked-cas-
code current mirror was chosen because it resembles the struc-
ture of the memory cell. The differential output current, with
values 50 A , change the flow direction
depending on the comparator output.
In addition to the mentioned blocks, other circuits have been
included for practical reasons. On the one hand, a fully differen-
tial current-mode buffer has been incorporated at the front end
of the modulator [10]. This buffer is used to isolate the on-chip
circuitry from the parasitic time constants at the chip input pads,
thus allowing us to take full advantage of the speed capabilities
of SI circuits. Apart from this function, this circuit also converts
the single-ended external input voltage into a fully differential
current through the use of an external resistance.
On the other hand, we have included an internal clock phase
generator that provides a 4–phase clock diagram in order to
avoid transient current spikes. Thus, overlapping clock phases
( and ) are used for current-steering switches and
nonoverlapping clock phases ( and ) are used for memory
switches (see Fig. 3).
IV. EXPERIMENTAL RESULTS
The fourth-order SI BP- M was fabricated in a CMOS
0.8- m double-metal single-poly technology. Fig. 4 shows the
microphotograph of the modulator chip. It occupies an active
area of 0.48 mm and consumes 60 mW from a 5-V power
supply.
For testing purposes, the modulator chip has been attached
to a two-layer PCB, which has been designed following the
indications in [17]. The input is applied using the HP3341A
single-ended sinusoidal signal source with an off-chip resistor
(for V/I conversion) connected to the input pad and then to the
on-chip current buffer. The output bit streams were captured
with the HP82000 data system. Kaiser 20)-windowed
32 768-point FFT’s were performed on each of those bit streams
using MATLAB [18].
1224 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 8, AUGUST 2000
Fig. 4. Microphotograph of the modulator.
Fig. 5. Measured modulator output spectrum for a sinusoidal signal of   6
dB input level and 1.63 MHz frequency (6.67 MHz sampling frequency). 0 dB
represents  50 A.
Fig. 5 shows the measured modulator output spectrum for a
sinusoidal input signal of 6 dB input level2 and 1.63 MHz
frequency—maximum frequency in the AM range—( 6 dB
at 1.63 MHz) with the sampling frequency being 6.67 MHz. A
correct noise shaping is obtained. The presence of out-of-band
spikes suggest that the quantization error is not a white noise.
However, this behavior does not degrade the modulator per-
formance. To demonstrate this, the harmonic distortion at the
modulator output has been measured at the maximum AM sam-
pling frequency of 6.67 MHz. The input signal consisted of two
7 dB tones at 1.62 MHz and 1.63 MHz. Fig. 6 shows the cen-
tral part of the output spectrum. Two third-order intermodula-
tion products appear at both sides of the signals with amplitudes
of 69.6 dB and 67 dB respectively, which corresponds to
an of 60 dB. This results in an IP of 23 dB, which is
low enough for digital AM receivers.
Fig. 7 shows several measured SNR versus input level curves
obtained in a 10 kHz bandwidth (commercial AM bandwidth).
The measurements were made with a single input tone centered
at several AM frequencies. Note that, as a consequence of the
larger oversampling, the best SNR peak in the AM bandwidth
is 65 dB for a 6.67 MHz sampling frequency.
2Input level is defined as the input signal amplitude referred to the DAC output
level, I =  50 A (= 0 dB in Fig. 5).
Fig. 6. Measured intermodulation distortion.
Fig. 7. Measured SNR versus input level for an input tone with different AM
IF frequencies and B = 10 kHz.
Table II summarizes the modulator performance when
clocked at 2, 4, and 6.67 MHz for the conversion of commercial
AM signals centered at 488, 976, and 1.63 MHz respectively.
The DR is larger than 57 dB in all the frequency range, in
accordance with the requirements of digital AM receivers.
The modulator also operates correctly at clock frequencies
above AM frequencies. As an illustration, Fig. 8 shows the mod-
ulator output spectrum for a 6 dB at 3.8 MHz input tone
when clocked at 16 MHz. Observe that, as a consequence of
the sampling frequency increase, the settling error dominates
the in-band error power, thus degrading the performance of the
modulator.
Finally, Fig. 9 compares measured and predicted results. In
order to separate the effect of SI errors, the half-scale SNR (cor-
responding to a 6 dB input level signal) was obtained for dif-
ferent clock rates and a 50 kHz bandwidth. Note that, for clock
frequencies below about 3 MHz, the SNR increases with at a
rate of about 15 dB/octave, which corresponds to a dependence
on as predicted in (7). This means that the quantization
noise dominates the performance of the modulator. However,
for clock frequencies above 3 MHz, the SNR increases with
at a rate of only 3 dB/octave, which reflects a dependence on
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TABLE II
MEASURED PERFORMANCE OF THE MODULATOR
Fig. 8. Measured modulator output spectrum for a   6 dB at 3.8 MHz input
tone when clocked at 16 MHz.
Fig. 9. Measured and theoretical Half-Scale SNR versus f obtained in a 50
kHz band centered at f =4.
, and therefore, white noise is the dominant error source. Fi-
nally, for clock frequencies exceeding 10 MHz, the settling error
dominates and the noise power in the signal band increases very
rapidly, as predicted by theory.
Fig. 9 demonstrates that the dynamic range of the prototype
modulator is limited by circuit noise, not by quantization noise.
However, as shown in Section III, thermal noise of memory cells
is below the measured noise floor. A possible explanation for the
noise increase may be digital switching noise which is coupled
to sensitive nodes via the additional MOST capacitance, ,
connected between the substrate and the gate of the memory
transistor (see Fig. 3).
V. CONCLUSIONS
A current-mode bandpass modulator has been designed
in a CMOS 0.8- m single-poly double-metal technology. The
circuit has been realized using switched-current fully differ-
ential regulated-folded cascode cells. Measurements show
DR > 57 dB within a 10 kHz bandwidth for signals centered
on 540–1600 kHz (commerical AM bandwidth). A correct
noise-shaping filtering is shown for a sampling frequency of
up to 16 MHz, thus demonstrating the possibility to use SI
BP- M’s in narrowband high frequency communication
systems.
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